
163
XMEGA A [MANUAL]
8077I–AVR–11/2012
The software can force a restart of the current waveform period by issuing a restart command. In this case the counter,
direction, and all compare outputs are set to zero.
A reset command will set all timer/counter registers to their initial values. A reset can be given only when the
timer/counter is not running (OFF).
14.12 Register Description
14.12.1 CTRLA – Control register A
Bit 7:4 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 3:0 – CLKSEL[3:0]: Clock Select
These bits select the clock source for the timer/counter according to
Table 14-3.CLKSEL=0001 must be set to ensure a correct output from the waveform generator when the hi-res extension is
enabled.
Table 14-3. Clock select options.
Bit
765
43
21
0
+0x00
–
CLKSEL[3:0]
Read/Write
R
R/W
Initial Value
000
00
0
CLKSEL[3:0]
Group Configuration
Description
0000
OFF
None (i.e, timer/counter in OFF state)
0001
DIV1
Prescaler: Clk
0010
DIV2
Prescaler: Clk/2
0011
DIV4
Prescaler: Clk/4
0100
DIV8
Prescaler: Clk/8
0101
DIV64
Prescaler: Clk/64
0110
DIV256
Prescaler: Clk/256
0111
DIV1024
Prescaler: Clk/1024
1nnn
EVCHn
Event channel n, n= [0,...,7]